Node sensitivity analysis for soft errors in CMOS logic

This publication has 22 references indexed in Scilit:

• A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits
  Published by Association for Computing Machinery (ACM) ,2004
• Selective node engineering for chip-level soft error rate improvement [in CMOS]
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Impact of CMOS technology scaling on the atmospheric neutron soft error rate
  IEEE Transactions on Nuclear Science, 2000
• Single event upsets in implantable cardioverter defibrillators
  IEEE Transactions on Nuclear Science, 1998
• Neutron induced soft errors in CMOS memories under reduced bias
  IEEE Transactions on Nuclear Science, 1998
• Attenuation of single event induced pulses in CMOS combinational logic
  IEEE Transactions on Nuclear Science, 1997
• Single event upset at ground level
  IEEE Transactions on Nuclear Science, 1996
• Single-event effects in avionics
  IEEE Transactions on Nuclear Science, 1996
• Neutron-induced single event upsets in static RAMS observed a 10 km flight attitude
  IEEE Transactions on Nuclear Science, 1993