Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Sequential Circuit Test Generator (STG) benchmark resultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A complexity analysis of sequential ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS IC stuck-open-fault electrical effects and design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Differential fault simulation for sequential circuitsJournal of Electronic Testing, 1990
- Quiescent power supply current measurement for CMOS IC defect detectionIEEE Transactions on Industrial Electronics, 1989
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Testing for Bridging Faults (Shorts) in CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966