Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerations

This publication has 9 references indexed in Scilit:

• Electrical characterization of packaging environment using switching noise generating vehicle
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Modeling and simulation of switching noise with the associated package resonance for high speed digital circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High-speed, low-switching noise CMOS memory data output buffer
  IEEE Journal of Solid-State Circuits, 1994
• Eliminating inductive noise of external chip interconnections
  IEEE Journal of Solid-State Circuits, 1994
• Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise
  IEEE Journal of Solid-State Circuits, 1993
• Design and characterization of a CMOS off-chip driver/receiver with reduced power-supply disturbance
  IEEE Journal of Solid-State Circuits, 1992
• An 11-ns 8K*18 CMOS static RAM with 0.5- mu m devices
  IEEE Journal of Solid-State Circuits, 1988
• Comments on "An optimized output stage for MOS integrated circuits" [with reply]
  IEEE Journal of Solid-State Circuits, 1975
• An optimized output stage for MOS integrated circuits
  IEEE Journal of Solid-State Circuits, 1975