High-level power estimation and the area complexity of Boolean functions

This publication has 15 references indexed in Scilit:

• Interconnection length estimation for optimized standard cell layouts
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A new area and shape function estimation technique for VLSI layouts
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• TELE: a timing evaluator using layout estimation for high level applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Layout-area models for high-level synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Towards a high-level power estimation capability [digital ICs]
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• Statistical estimation of the switching activity in digital circuits
  Published by Association for Computing Machinery (ACM) ,1994
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• A Formula for Logical Network Cost
  IEEE Transactions on Computers, 1968
• Complexity in Electronic Switching Circuits
  IRE Transactions on Electronic Computers, 1956
• The Synthesis of Two-Terminal Switching Circuits
  Bell System Technical Journal, 1949