An efficient and simple VLSI tree architecture for motion estimation algorithms
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Signal Processing
- Vol. 41 (2) , 889-900
- https://doi.org/10.1109/78.193224
Abstract
A low-latency, high-throughput tree architecture is proposed. This architecture implements both the full-search block-matching algorithm and the three-step hierarchical search algorithm in motion estimation. Owing to the simple and modular properties, the proposed architecture is suitable for VLSI implementation. Furthermore, it can be decomposed into subtrees to reduce hardware cost and pin count. The memory interleaving and the pipeline interleaving are also employed to enhance memory bandwidth and to use the pipeline 100%. Theoretical calculations and simulation results are presented to show the attractive performanceKeywords
This publication has 17 references indexed in Scilit:
- Motion estimation VLSI architecture for image codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Motion video coding in CCITT SG XV-the video source codingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Parameterizable VLSI architectures for the full-search block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- Array architectures for block matching algorithmsIEEE Transactions on Circuits and Systems, 1989
- A family of VLSI designs for the motion compensation block-matching algorithmIEEE Transactions on Circuits and Systems, 1989
- A memory control chip for formatting data into blocks suitable for video coding applicationsIEEE Transactions on Circuits and Systems, 1989
- Programmable DSP architectures. IIIEEE ASSP Magazine, 1989
- Pipeline interleaved programmable DSP's: ArchitectureIEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
- An Efficient Memory System for Image ProcessingIEEE Transactions on Computers, 1986
- Memory Systems for Image ProcessingIEEE Transactions on Computers, 1978