Efficient gate delay modeling for large interconnect loads

This publication has 8 references indexed in Scilit:

• Modeling The RC-interconnect Effects In A Hierarchical Timing Analyzer
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Efficient on-chip delay estimation for leaky models of multiple-source nets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Two-pole analysis of interconnection trees
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Modeling the "Effective capacitance" for the RC interconnect of CMOS gates
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• Fast approximation of the transient response of Lossy Transmision Line Trees
  Published by Association for Computing Machinery (ACM) ,1993
• Asymptotic waveform evaluation for timing analysis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983