A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 μm/sup 2/ SRAM cell

This publication has 6 references indexed in Scilit:

• A versatile 0.13 μm CMOS platform technology supporting high performance and low power applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress
  IEEE Electron Device Letters, 2001
• Advanced SOI p-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology
  IEEE Transactions on Electron Devices, 2001
• Hole mobility enhancement in strained-Si p-MOSFETs under high vertical field
  Solid-State Electronics, 1997
• Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys
  Journal of Applied Physics, 1996
• Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal–oxide–semiconductor field-effect transistors
  Journal of Applied Physics, 1996