Clocking strategies and scannable latches for low power applications
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 346-351
- https://doi.org/10.1109/lpe.2001.945430
Abstract
This paper covers a range of issues in the design of clocking schemes for low-power applications. First we revisit, extend and improve the power-performance optimization methodology for latches, attempting to make it more formal and comprehensive. The data switching factor and the glitching activity are taken into consideration, using a formal analytical approach, then a notion of energy-efficient family of configurations is introduced to make the comparison of different latch styles in the power-performance space more fair, also the power of the clock distribution is taken into account. Practical issues of building a low overhead scan mechanism are considered, and the power overhead of the scannable design is analyzed. A low-power LSSD extension to single-phase latches is proposed, and results of a comparative study of LSSD-scannable latches are shown, supported by experimental data measured on a 0.18 /spl mu/m test chip.Keywords
This publication has 9 references indexed in Scilit:
- Circuit design for full scan ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hybrid latch flip-flop with improved power efficiencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- Dynamic flip-flop with improved powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systemsIEEE Journal of Solid-State Circuits, 1999
- Application of STD to latch-power estimationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
- A unified approach in the analysis of latches and flip-flops for low-power systemsPublished by Association for Computing Machinery (ACM) ,1998
- Individual flip-flops with gated clocks for low power datapathsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- New single-clock CMOS latches and flipflops with improved speed and power savingsIEEE Journal of Solid-State Circuits, 1997