Deep sub-micron I/sub DDQ/ testing: issues and solutions
- 22 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 271-278
- https://doi.org/10.1109/edtc.1997.582370
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- SOI for a 1-volt CMOS technology and application to a 512 Kb SRAM with 3.5 ns access timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1V high-speed digital circuit technology with 0.5μm multi-threshold CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Iddq testing for high performance CMOS-the next ten yearsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200 mV self-testing encoder/decoder using Stanford ultra-low-power CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SeparateI DDQ testing of signal and bias paths in CMOS ICs for defect diagnosisJournal of Electronic Testing, 1996
- CMOS scaling for high performance and low power-the next ten yearsProceedings of the IEEE, 1995
- Subthreshold-current reduction circuits for multi-gigabit DRAM'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Switched-source-impedance CMOS circuit for low standby subthreshold current giga-scale LSI'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A Room Temperature 0.1 /spl mu/m CMOS on SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A threshold voltage controlling circuit for short channel MOS integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976