Hierarchical scheduling windows
- 26 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Large scheduling windows are an effective mechanism for increasing microprocessor performance through the extraction of instruction level parallelism. Current techniques do not scale effectively for very large windows, leading to slow wakeup and select logic as well as large complicated bypass networks. This paper introduces a new instruction scheduler implementation, referred to as Hierarchical Scheduling Windows or HSW, which exploits latency tolerant instructions in order to reduce implementation complexity. HSW yields a very large instruction window that tolerates wakeup, select, and bypass latency, while extracting significant far-flung ILP.Results: It is shown that HSW losesKeywords
This publication has 10 references indexed in Scilit:
- Select-free instruction scheduling logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Dynamic Dependency Analysis of Ordinary ProgramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A scalable instruction queue design using dependence chainsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A large, fast instruction window for tolerating cache missesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic branch prediction with perceptronsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Recovery mechanism for latency mispredictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Focusing processor policies via critical-path predictionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On pipelining dynamic instruction scheduling logicPublished by Association for Computing Machinery (ACM) ,2000
- The Alpha 21264 microprocessorIEEE Micro, 1999
- The performance impact of incomplete bypassing in processor pipelinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1995