A scalable instruction queue design using dependence chains
- 25 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 89, 318-329
- https://doi.org/10.1109/isca.2002.1003589
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- A high-speed dynamic instruction scheduling scheme for supersealar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Select-free instruction scheduling logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- PEWs: a decentralized dynamic scheduler for ILP processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Superscalar execution with dynamic data forwardingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Trace processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Data-flow prescheduling for large instruction windows in out-of-order processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The future of wiresProceedings of the IEEE, 2001
- The Alpha 21264 microprocessorIEEE Micro, 1999
- Power considerations in the design of the Alpha 21264 microprocessorPublished by Association for Computing Machinery (ACM) ,1998
- One billion transistors, one uniprocessor, one chipComputer, 1997