Conductance DLTS analysis of the correlation between power slump and gate lag
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10647775,p. 169-172
- https://doi.org/10.1109/gaas.1997.628262
Abstract
Effects of reverse gate-drain current stress on the characteristics of GaAs power MESFET's were investigated. In addition to the previously reported power-slump effect, the gate-lag characteristic became worse. Conductance DLTS measurements of the device before and after stress revealed no new types of surface traps. Further investigation showed gate lag was worsened by a decrease in impact ionization which slowed the hole capture rate. This confirms that power slump is caused by electron traps in the passivation, while gate lag is aggravated by increased sensitivity of existing surface traps to the gate potential.Keywords
This publication has 5 references indexed in Scilit:
- Gradual degradation under RF overdrive of MESFETs and PHEMTsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Development of gate-lag effect on GaAs power MESFETs during agingElectronics Letters, 1987
- Surface influence on the conductance DLTS spectra of GaAs MESFET'sIEEE Transactions on Electron Devices, 1986
- Electrical traps in GaAs microwave f.e.t.sElectronics Letters, 1976
- Deep-level transient spectroscopy: A new method to characterize traps in semiconductorsJournal of Applied Physics, 1974