Partial scan test for asynchronous circuits illustrated on a DCC error corrector
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Design for Testability Using Architectural DescriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Partial scan: what problem does it solve?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A fully-asynchronous low-power error corrector for the DCC player [CMOS technology]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing two-phase transition signaling based self-timed circuits in a synthesis environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing-driven partial scanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis for testability techniques for asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The VLSI-programming language Tangram and its translation into handshake circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asynchronous circuits for low power: a DCC error correctorIEEE Design & Test of Computers, 1994
- DCC-digital compact cassetteIEEE Transactions on Consumer Electronics, 1991
- The Limitations to Delay-Insensitivity in Asynchronous CircuitsPublished by Springer Nature ,1990