Design for Testability Using Architectural Descriptions

This publication has 15 references indexed in Scilit:

• ARTEST: AN ARCHITECTURAL LEVEL TEST GENERATOR FOR DATA PATH FAULTS AND CONTROL FAULTS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Hierarchical Test Generation Based on Delayed Propagation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• An incomplete scan design approach to test generation for sequential machines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A signal-driven discrete relaxation technique for architectural level test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An optimization based approach to the partial scan design problem
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An instruction sequence assembling methodology for testing microprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• A comparative study of design for testability methods using high-level and gate-level descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• VHDL: Hardware Description and Design
  Published by Springer Nature ,1989
• BALLAST: a methodology for partial scan design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• A Knowledge-Based System for Designing Testable VLSI Chips
  IEEE Design & Test of Computers, 1985