An instruction sequence assembling methodology for testing microprocessors
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 49-58
- https://doi.org/10.1109/test.1992.527803
Abstract
Hierarchically designed microprocessor-like VLSI circuits have complex data paths and complex embedded control machines to execute instructions. When a test pattern has to be applied to the input of an embedded module, determination of a sequence of instructions, which will apply this pattern and propagate the fault effects, is extremely diflcult. In this paper, we present a new methodology for automatic assembly of a sequence of instructions to satisfy the internal test goals. Combined with the previous equation-solving approach, this new high level ATPG methodology forms a complete solution for a variety of microprocessor-like circuits. This new approach has been implemented and experimented on three high level circuits. The results show that our approach is very effective in achieving complete automation for high level test generation.Keywords
This publication has 21 references indexed in Scilit:
- Hierarchical test pattern generation based on high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Beta: behavioral testability analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An architectural level test generator for a hierarchical design environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A signal-driven discrete relaxation technique for architectural level test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High level test generation using data flow descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A hierarchical approach test vector generationPublished by Association for Computing Machinery (ACM) ,1987
- Functional Testing of MicroprocessorsIEEE Transactions on Computers, 1984