Design of an Interconnect Architecture and Signaling Technology for Parallelism in Communication
- 23 July 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 15 (8) , 881-894
- https://doi.org/10.1109/tvlsi.2007.900739
Abstract
The need for efficient interconnect architectures beyond the conventional time-division multiplexing (TDM) protocol-based interconnects has been brought on by the continued increase of required communication bandwidth and concurrency of small-scale digital systems. To improve the overall system performance without increasing communication resources and complexity, this paper presents a cost-effective interconnect architecture, communication protocol, and signaling technology that exploits parallelism in board-level communication, resulting in shorter latency and higher concurrency on a shared bus or link: the proposed source synchronous CDMA interconnect (SSCDMA-I) enables dual concurrent transactions on a single wire line as well as flexible input/output (I/O) reconfiguration. The SSCDMA-I utilizes 2-bit orthogonal CDMA coding and a variation of source synchronous clocking for multilevel superposition; a single 3-level SSCDMA-I line operates as if it consists of dual virtual time-multiplexed interconnects, which exploits communication parallelism with a reduced number of pins, wires, and complexity. The unique multiple access capability of the SSCDMA-I improves real-time communication between multiple semiconductor intellectual property (IP) blocks on a shared link or bus by reducing the bus contention interference from simultaneous traffic requests and by taking advantage of shorter request latency. The prototype transceiver chip is implemented in 0.18-m CMOS and the 10-cm test PC board system achieves an aggregate data rate of 2.5 Gb/s/pin between four off-chip (2Tx-to-2Rx) I/Os.Keywords
This publication has 11 references indexed in Scilit:
- Low-power network-on-chip for high-performance SoC designIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Near speed-of-light on-chip interconnects using pulsed current-mode signallingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Benchmarking of on-chip interconnection networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- RapidIO®: The Embedded System InterconnectPublished by Wiley ,2004
- Efficient on-chip global interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 2-Gb/s/pin source synchronous CDMA bus interface with simultaneous multi-chip access and reconfigurable I/O capabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Concurrency, latency, or system overhead: Which has the largest impact on uniprocessor DRAM-system performance?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reconfigurable interconnect for next generation systemsPublished by Association for Computing Machinery (ACM) ,2002
- 1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop busIEEE Journal of Solid-State Circuits, 2001
- 110-GB/s simultaneous bidirectional transceiver logic synchronized with a system clockIEEE Journal of Solid-State Circuits, 1999