Near speed-of-light on-chip interconnects using pulsed current-mode signalling
- 27 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper, we describe the design of on-chip repeaterless interconnects with nearly speed-of-light latency. Sharp current- pulse data transmission is used to modulate transmitter energy to higher frequencies, where the effect of wire inductance is max- imized, allowing the on-chip wires to function as transmission lines with considerably reduced dispersion. A prototype 8 Gbps serial link employing this pulsed current-mode signalling in a 0.18 m CMOS process is described and measured.Keywords
This publication has 10 references indexed in Scilit:
- Power-driven design of router microarchitectures in on-chip networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Nonuniform cache architectures for wire-delay dominated on-chip cachesIEEE Micro, 2003
- Near speed-of-light signaling over on-chip electrical interconnectsIEEE Journal of Solid-State Circuits, 2003
- The scaling challengePublished by Association for Computing Machinery (ACM) ,2003
- Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The future of wiresProceedings of the IEEE, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1996