On the design of high-yield reconfigurable PLA's

This publication has 11 references indexed in Scilit:

• A defect-tolerant and fully testable PLA
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Dynamic techniques for yield enhancement of field programmable logic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On yield consideration for the design of redundant programmable logic arrays
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• On the design of a redundant programmable logic array (RPLA)
  IEEE Journal of Solid-State Circuits, 1987
• A New Approach to the Design of Testable PLA's
  IEEE Transactions on Computers, 1987
• Implementing a Built-In Self-Test PLA Design
  IEEE Design & Test of Computers, 1985
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Integrated circuit yield statistics
  Proceedings of the IEEE, 1983
• Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product
  IBM Journal of Research and Development, 1980
• Multiple word/bit line redundancy for semiconductor memories
  IEEE Journal of Solid-State Circuits, 1978