On yield consideration for the design of redundant programmable logic arrays

This publication has 21 references indexed in Scilit:

• Fault location in repairable programmable logic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions
  IBM Journal of Research and Development, 1985
• Design and Application of Self-Testing Comparators Implemented with MOS PLA's
  IEEE Transactions on Computers, 1984
• A Hi-CMOSII 8Kx8 bit static RAM
  IEEE Journal of Solid-State Circuits, 1982
• A Design of Programmable Logic Arrays with Universal Tests
  IEEE Transactions on Computers, 1981
• A Heuristic Test-Pattern Generator for Programmable Logic Arrays
  IBM Journal of Research and Development, 1980
• Detection of Faults in Programmable Logic Arrays
  IEEE Transactions on Computers, 1979
• Fault Analysis and Test Generation for Programmable Logic Arrays (PLA's)
  IEEE Transactions on Computers, 1979
• Multiple word/bit line redundancy for semiconductor memories
  IEEE Journal of Solid-State Circuits, 1978
• A Testing Strategy for PLAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1978