Impact of crosstalk on delay time and a hierarchy of interconnects

This publication has 6 references indexed in Scilit:

• Interconnect capacitance, crosstalk, and signal delay for 0.35 μm CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Interconnect scaling: signal integrity and performance in future high-speed CMOS designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A scaling scheme for interconnect in deep-submicron processes
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Buffer insertion for noise and delay optimization
  Published by Association for Computing Machinery (ACM) ,1998
• Interconnect Scaling Scenario Using A Chip Level Interconnect Model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1997
• Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs
  IEEE Transactions on Electron Devices, 1993