Optimal selection of supply voltages and level conversions during data path scheduling under resource constraints
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we will consider how to select an optimal set of supply voltages and account for level conversion costs when optimizing the schedule of a resource dominated data path for minimum energy dissipation. An integer linear program (ILP) is presented for minimum energy schedules under latency, supply voltage, and resource constraints. The supply voltage assignment for each resource is modeled as fixed for all time. Schedules were generated for a variety of data path structures, resource and latency constraints. Resource constraints tended to limit the use of reduced supply voltages. With latency constraints loosened to 1.5/spl times/ minimum latency, unlimited resources, and two power supplies, energy savings ranged from 53% to 70% compared to 5 V operation. When resource constraints were applied, savings dropped to a range of 46% to 58%. Loosened latency constraints resulted in increased use of lower supply voltages. With resource constraints un-changed and latency constraints of 2/spl times/ minimum latency, energy savings increased to a range of 64% to 75%. In no case did three supplies decrease energy by more than 5% compared to two supplies.Keywords
This publication has 14 references indexed in Scilit:
- Microarchitectural synthesis of performance-constrained, low-power VLSI designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis for low powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of portable systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An iterative improvement algorithm for low power data path synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimal methodology for synthesis of DSP multichip architecturesJournal of Signal Processing Systems, 1995
- Variable voltage schedulingPublished by Association for Computing Machinery (ACM) ,1995
- Clustered voltage scaling technique for low-power designPublished by Association for Computing Machinery (ACM) ,1995
- Profile-driven behavioral synthesis for low-power VLSI systemsIEEE Design & Test of Computers, 1995
- Global optimization approach for architectural synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992