High-performance vertical-power DMOSFETs with selectively silicided gate and source regions
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 10 (4) , 153-155
- https://doi.org/10.1109/55.31701
Abstract
A power FET (field-effect transistor) structure with selectively silicided gate and source region is described. This structure simultaneously lowers the gate sheet-resistance and the source contact resistance. The gate-source isolation was provided by plasma etching conformally deposited chemical vapor deposition (CVD) oxide using a photoresist mask. This structure has resulted in an order of magnitude improvement in the gate sheet resistance and about 25% improvements in the device's on-resistance (the resistance when conducting in the on-state) compared to previously reported nonsilicided conventional power FETs. Extremely low-resistance Al-TiW-TiSi/sub 2/ metallurgy with in situ sputter etching of the silicide surface prior to TiW deposition contributed to the reduction in the on-state resistance. Vertical-power DMOSFETs (double-diffused MOSFET) fabricated using this technology have a specific on-resistance of 0.53 Omega cm/sup 2/ for devices capable of blocking 50 V in the off state.Keywords
This publication has 8 references indexed in Scilit:
- A 50-V, 0.7-m Omega *cm/sup 2/, vertical-power DMOSFETIEEE Electron Device Letters, 1989
- Selectively silicided vertical power double-diffused metal–oxide semiconductor field effect transistors for high-frequency power switching applicationsJournal of Vacuum Science & Technology B, 1988
- Degradation of TiSi2/n+-Polysilicon Interfaces Due to High Temperature ProcessingMRS Proceedings, 1987
- Electrical Characteristics of Tisi2/n+-Polysilicon/Sio2/Si Mos Capacitors Stressed Under High Temperature Silicide Processing ConditionsMRS Proceedings, 1987
- Revolutionary innovations in power discrete devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Optimum design of power MOSFET'sIEEE Transactions on Electron Devices, 1984
- Modeling of the on-resistance of LDMOS, VDMOS, and VMOS power transistorsIEEE Transactions on Electron Devices, 1980
- D-MOS transistor for microwave applicationsIEEE Transactions on Electron Devices, 1972