A highly integrated 40-MIPS (peak) 64-b RISC microprocessor
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (5) , 1199-1206
- https://doi.org/10.1109/4.62142
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- A 40 MIPS (peak) 64-bit microprocessor with one-clock physical cache load/storePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- The scalable processor architecture (SPARC)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 33 Mflops Floating Point Processor Using Redundant Binary RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A Block Interconnection Algorithm for Hierarchical Layout SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- An 8-kbit content-addressable and reentrant memoryIEEE Journal of Solid-State Circuits, 1985
- LSI Testing TechniquesIEEE Micro, 1983