The scalable processor architecture (SPARC)
- 1 January 1988
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 278-283
- https://doi.org/10.1109/cmpcon.1988.4874
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Synchronization, coherence, and event ordering in multiprocessorsComputer, 1988
- SunOS on SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- CMOS customer implementation of the SPARC architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Design considerations for a bipolar implementation of SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Optimizing compilers for the SPARC architecture-an overviewPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- A 32-bit microprocessor for SmalltalkIEEE Journal of Solid-State Circuits, 1986
- Reduced instruction set computersCommunications of the ACM, 1985
- Architecture of SOARPublished by Association for Computing Machinery (ACM) ,1984