A 50-ns 16-Mb DRAM with a 10-ns data rate and on-chip ECC
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (5) , 1118-1128
- https://doi.org/10.1109/4.62132
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A variable-stress shallow trench isolation (STL) technology with diffused sidewall doping for submicron CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of a Fault-Tolerant DRAM with New On-Chip ECCPublished by Springer Nature ,1989
- A 4-Mbit DRAM with 16-bit concurrent ECCIEEE Journal of Solid-State Circuits, 1988
- Selector-line merged built-in ECC technique for DRAMsIEEE Journal of Solid-State Circuits, 1987
- On the design of MOS dynamic sense amplifiersIEEE Transactions on Circuits and Systems, 1982
- A fault-tolerant 64K dynamic random-access memoryIEEE Transactions on Electron Devices, 1979
- FET RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- A fault-tolerant 64K dynamic RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Multiple word/bit line redundancy for semiconductor memoriesIEEE Journal of Solid-State Circuits, 1978
- Optimization of the latching pulse for dynamic flip-flop sensorsIEEE Journal of Solid-State Circuits, 1974