An analytical drain current model considering both electron and lattice temperatures simultaneously for deep submicron ultrathin SOI NMOS devices with self-heating
- 1 May 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (5) , 899-906
- https://doi.org/10.1109/16.381986
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- 0.1- mu m-gate, ultrathin-film CMOS devices using SIMOX substrate with 80-nm-thick buried oxide layerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analytical quasi-saturation model considering heat flow for a DMOS deviceIEEE Transactions on Electron Devices, 1994
- Concise Analytical Model for Deep Submicron N-Channel Metal-Oxide-Semiconductor Devices with Consideration of Energy TransportJapanese Journal of Applied Physics, 1994
- An improved analytical short-channel MOSFET model valid in all regions of operating for analog/digital circuit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Measurement and modeling of self-heating effects in SOI nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Ultra-thin SOI CMOS with selective CVD tungsten for low-resistance source and drainPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Analytical device model for submicrometer MOSFET'sIEEE Transactions on Electron Devices, 1991
- A model for the electric field in lightly doped drain structuresIEEE Transactions on Electron Devices, 1987
- Current-voltage characteristics of thin-film SOI MOSFET's in strong inversionIEEE Transactions on Electron Devices, 1984
- A simple two-dimensional model for IGFET operation in the saturation regionIEEE Transactions on Electron Devices, 1977