Rapid integrated-circuit reliability-simulation and its application to testing
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Reliability
- Vol. 41 (3) , 458-465
- https://doi.org/10.1109/24.159821
Abstract
A reliability simulator which predicts electromigration through high-level simulation is presented. Although the accuracy of the voltage and current waveforms is decreased, the rapid simulation allows larger ICs and longer input vectors to be simulated. The decreased accuracy in determining node voltages is traded against improved accuracy in modeling the input workload. Three applications which were not feasible with earlier approaches are described: (1) a bit-serial processor is simulated for a specific application, computing the impact of individual instructions on the overall reliability; (2) the relative probabilities of all possible electromigration failures in a 4-bit arithmetic-logic unit were used to weight the coverage of random testing for that chip to predict the actual coverage experienced in the field; (3) an experiment determined the influence of the order of application of vectors during burn-in on the effectiveness of a screening operationKeywords
This publication has 11 references indexed in Scilit:
- A new global router for row-based layoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PROOFS: a fast, memory efficient sequential circuit fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reliability simulator for interconnect and intermetallic contact electromigrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Evolution of VLSI reliability engineeringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- A Monte Carlo simulation environment for wear out in VLSI systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An integrated-circuit reliability simulator-RELYIEEE Journal of Solid-State Circuits, 1989
- RELIANT: a reliability analysis tool for VLSI interconnectIEEE Journal of Solid-State Circuits, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- SPIDER -- A CAD System for Modeling VLSI Metallization PatternsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987