Efficient one-dimensional systolic array realization of the discrete Fourier transform
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 36 (1) , 95-100
- https://doi.org/10.1109/31.16566
Abstract
A one-dimensional systolic array realizing the discrete Fourier transform (DFT) of nonstop input sequences is presented. Two arrays having different output schemes, i.e. pipelined and bus-oriented output paths, are introduced. Both arrays require N cells and take N clock cycles to produce a complete N-point DFT. The latency time for the pipeline scheme is twice that of the bus-oriented scheme. For both arrays, a continuous flow of input vectors is allowed and no idle period is required between successive vectors. The array coefficients are static and thus stored-product ROMs (read-only memories) can be used in place of multipliers to limit cost as well as eliminate errors due to coefficient quantization.Keywords
This publication has 16 references indexed in Scilit:
- Systolic implementations for deconvolution, DFT and FFTIEE Proceedings F Communications, Radar and Signal Processing, 1985
- Number representations for prime length DFTsElectronics Letters, 1984
- Architectural approach to alternate low-level primitive structures (ALPS) for acoustic signal processingIEE Proceedings F Communications, Radar and Signal Processing, 1984
- Systolic matrix and vector multiplication methods for signal processingIEE Proceedings F Communications, Radar and Signal Processing, 1984
- Fourier Transforms in VLSIIEEE Transactions on Computers, 1983
- Hardware-based Fourier transforms: algorithms and architecturesIEE Proceedings F Communications, Radar and Signal Processing, 1983
- Why systolic architectures?Computer, 1982
- Transformerless 2n-Ports with Directional CouplingIEEE Transactions on Circuit Theory, 1969
- A Topological Method of Generating Constant Resistance NetworksIEEE Transactions on Circuit Theory, 1967
- On Nonlinear Constant-Resistance NetworksIEEE Transactions on Circuit Theory, 1966