Design for hierarchical testability of RTL circuits obtained by behavioral synthesis
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 16 (9) , 1001-1014
- https://doi.org/10.1109/43.658568
Abstract
Most behavioral synthesis and design for testability techniques target subsequent gate-level sequential test generation, which is frequently incapable of handling complex controller/data path circuits with large data path bit-widths. Hierarchical testing attempts to counter the complexity of test generation by exploiting information from multiple levels of the design hierarchy. We present techniques that add minimal test hardware to the given register-transfer level (RTL) design obtained through behavioral synthesis in order to ensure that all the embedded modules in the circuit are hierarchically testable. An important by-product of our DFT procedure is a system-level test set that is guaranteed to deliver pre-computed module test sets to each module in the RTL circuit. This eliminates the need to apply gate-level sequential test generation to the controller/data path. We performed extensive experiments with several complex data path/controller circuits synthesized by two different high level synthesis systems which do not target testability.Keywords
This publication has 28 references indexed in Scilit:
- ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Incorporating testability considerations in high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exploiting hardware sharing in high-level synthesis for partial scan optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A conditional resource sharing method for behavioral synthesis of highly testable data pathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A transitive closure algorithm for test generationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Sequential test generation and synthesis for testability at the register-transfer and logic levelsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Behavioral synthesis of highly testable data paths under the non-scan and partial scan environmentsPublished by Association for Computing Machinery (ACM) ,1993
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Integration of algorithmic VLSI synthesis with testability incorporationIEEE Journal of Solid-State Circuits, 1989
- Test generation for data-path logic: the F-path methodIEEE Journal of Solid-State Circuits, 1988