Combined hardware selection and pipelining in high performance data-path design

This publication has 12 references indexed in Scilit:

• Automated synthesis of a high speed Cordic algorithm with the Cathedral-III compilation system
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Module selection for pipelined synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A methodology for performance driven data-path compilation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• SLOCOP-II: a versatile timing verification system for MOSVLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• SPAID: an architectural synthesis tool for DSP custom applications
  IEEE Journal of Solid-State Circuits, 1989
• An N-bus datapath compiler for IC design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• LASSIE: structure to layout for behavioral synthesis tools
  Published by Association for Computing Machinery (ACM) ,1989
• A New Synthesis Algorithm for the MIMOLA Software System
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A General Methodology for Synthesis and Verification of Register-Transfer Designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• Optimizing Synchronous Circuitry by Retiming (Preliminary Version)
  Published by Springer Nature ,1983