SLOCOP-II: a versatile timing verification system for MOSVLSI
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 518-523
- https://doi.org/10.1109/edac.1990.136703
Abstract
The new SLOCOP-II timing verification system for the accurate performance analysis of MOSVLSI circuits is being presented. The algorithms in SLOCOP-II solve the serious problem of "false paths" that occur in all existing timing verifiers, by taking into account the logic functionallity of the circuits at hand. To allow this for custom MOSVLSI designs, new event determination algorithms based on binary decision tree (BDT) have been developed and are presented in this paper. The algorithms to avoid the indication of "false longest delay paths" can take a long calculation time. There fore two new techniques have been developed: 1) by preprocessing the constrained event graph, compiled code can be generated that can execute orders of magnitude faster and 2) by exploiting the hierarchy available in circuits. These algorithms have been implemented in the SLOCOP-II timing verification system. Results and comparative cpu-times on parameterised modules in the CATHEDRAL-II library are presented in the paper.Keywords
This publication has 12 references indexed in Scilit:
- Accelerated sensitizable path algorithms for timing verification based on code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A formal approach towards electrical verification of synchronous MOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Static timing analysis of dynamically sensitizable pathsPublished by Association for Computing Machinery (ACM) ,1989
- Hierarchical timing view generation including accurate modeling for false pathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Timing analysis using functional analysisIEEE Transactions on Computers, 1988
- Cathedral-II: A Silicon Compiler for Digital Signal ProcessingIEEE Design & Test of Computers, 1986
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- An Accurate Delay Modeling Technique for Switch-Level Timing VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Plug-in timing models for an abstract timing verifierPublished by Association for Computing Machinery (ACM) ,1986
- TV: An nMOS Timing AnalyzerPublished by Springer Nature ,1983