Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (8) , 868-875
- https://doi.org/10.1109/43.57785
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- High-Speed Logic Simulation on Vector ProcessorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- RFSIM: Reduced Fault SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Fundamentals of parallel logic simulationPublished by Association for Computing Machinery (ACM) ,1986
- A Survey of Hardware Accelerators Used in Computer-Aided DesignIEEE Design & Test of Computers, 1984
- STAFAN: An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Critical Path Tracing - An Alternative to Fault SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Vector Coding Techniques for High Speed Digital SimulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- High-speed concurrent fault simulation with vectors and scalarsPublished by Association for Computing Machinery (ACM) ,1980
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972