A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming
- 1 December 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (12) , 1781-1790
- https://doi.org/10.1109/4.890291
Abstract
Two key concepts of pipelining and background offset trimming are applied to demonstrate a 13-b 40-MSamples/s CMOS analog-to-digital converter (ADC) based on the basic folding and interpolation architecture. Folding amplifier stages made of simple differential pairs are pipelined using distributed interstage track-and-holders. Background offset trimming implemented with a highly oversampling delta-sigma modulator enhances the resolution of the CMOS folders beyond 12 bits. The background offset trimming circuit continuously measures and adjusts the offsets of the folding amplifiers without interfering with the normal operation. The prototype system is further refined using subranging and digital correction, and exhibits a spurious-free dynamic range (SFDR) of 82 dB at 40 MSamples/s. The measured differential nonlinearity (DNL) and integral nonlinearity (INL) are about /spl plusmn/0.5 and /spl plusmn/2.0 LSB, respectively. The chip fabricated in 0.5-/spl mu/m CMOS occupies 8.7 mm/sup 2/ and consumes 800 mW at 5 V.Keywords
This publication has 22 references indexed in Scilit:
- Custom analog low power design: the problem of low voltage and mismatchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing MOS transistor mismatchIEEE Journal of Solid-State Circuits, 1998
- A 400-Msample/s, 6-b CMOS folding and interpolating ADCIEEE Journal of Solid-State Circuits, 1998
- An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm/sup 2/IEEE Journal of Solid-State Circuits, 1997
- CMOS folding A/D converters with current-mode interpolationIEEE Journal of Solid-State Circuits, 1996
- A Technique For Reducing Differential Non-linearity Errors In Flash A/D ConvertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- An 8-bit video ADC incorporating folding and interpolation techniquesIEEE Journal of Solid-State Circuits, 1987
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986
- A Monolithic 8-Bit Video A/D ConverterIEEE Journal of Solid-State Circuits, 1984
- A high-speed 7 bit A/D converterIEEE Journal of Solid-State Circuits, 1979