Method of separating hysteresis effects from MIS capacitance measurements

1 September 1977

journal article
research article
Published by AIP Publishing in Applied Physics Letters

Vol. 31 (5) , 348-350
https://doi.org/10.1063/1.89695

Abstract

A new method is proposed to estimate interface state density in hysteretic MIS devices. In this method, a narrow bias‐voltage swing is applied around a certain center bias voltage to obtain a narrow C‐V curve without hysteresis. It is shown that the capacitance derivative obtained in this way depends on MIS capacitance only, and then can be used for determining the interface state density in the hysteretic InSb MIS devices.

Keywords

This publication has 8 references indexed in Scilit:

An InP MIS diode
Applied Physics Letters, 1976
p-Channel MOS transistor in indium antimonide
IEEE Transactions on Electron Devices, 1975
New anodic native oxide of GaAs with improved dielectric and interface properties
Applied Physics Letters, 1975
Characteristics and potential applications of GaAs1-xPx MIS structures
Solid-State Electronics, 1974
Preparation of Insulating Layers on GaAs Surface and Characteristics of the Interface
IEEJ Transactions on Fundamentals and Materials, 1973
The preparation and C-V characteristics of SiSi3N4 and SiSiO2Si3N4 structures
Solid-State Electronics, 1967
The effects of oxide traps on the MOS capacitance
IEEE Transactions on Electron Devices, 1965
An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes
Solid-State Electronics, 1962