Analyzing on-chip communication in a MPSoC environment
- 20 July 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 752-757 Vol.2
- https://doi.org/10.1109/date.2004.1268966
Abstract
This work focuses on communication architecture analysis for multi-processor systems-on-chips (MPSoCs), and it leverages a SystemC-based platform to simulate a complete multi-processor system at the cycle-accurate and signal-accurate level. These features allow to stimulate the communication sub-system with functional traffic generated by real applications running on top of a configurable number of ARM processors. This opens up the possibility for communication infrastructure exploration and for the investigation of its impact on system performance at the highest level of accuracy. Our simulation environment proved capable of a detailed comparative analysis between two industry-standard communication architectures, under realistic workloads and different system configurations, pointing out the impact of fine grained architectural mismatches on macroscopic performance differences.Keywords
This publication has 10 references indexed in Scilit:
- Interface-based DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Comparison of synthesized bus and crossbar interconnection architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A hierarchical modeling framework for on-chip communication architectures [SOC]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A study on communication issues for systems-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimizing communication in embedded system co-simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Communication architectures for system-on-chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- On-chip interconnects for next generation system-on-chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- System-level performance analysis for designing on-chip communication architecturesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- Bus-based communication synthesis on system levelACM Transactions on Design Automation of Electronic Systems, 1999