Reduction of source/drain series resistance and its impact on device performance for PMOS transistors with raised Si/sub 1-x/Gex source/drain