RRANN: a hardware implementation of the backpropagation algorithm using reconfigurable FPGAs

This publication has 11 references indexed in Scilit:

• Density enhancement of a neural network using FPGAs and run-time reconfiguration
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Using and designing massively parallel computers for artificial neural networks
  Journal of Parallel and Distributed Computing, 1992
• A reconfigurable VLSI neural network
  IEEE Journal of Solid-State Circuits, 1992
• A programmable analog neural network processor
  IEEE Transactions on Neural Networks, 1991
• DIGITAL VLSI ARCHITECTURE OF BACKPROPAGATION ALGORITHM WITH ON-CHIP LEARNING
  Published by Elsevier ,1991
• A VLSI architecture for high-performance, low-cost, on-chip learning
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Neural network simulation on a massively parallel cellular array processor: AAP-2
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• Neural networks in defense applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A multilayer perceptron network for the diagnosis of low back pain
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• An application of a multiple neural network learning system to emulation of mortgage underwriting judgements
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988