A 64-kbit dynamic MOS RAM
- 1 June 1978
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 13 (3) , 333-338
- https://doi.org/10.1109/jssc.1978.1051049
Abstract
A 64-kbit dynamic MOS RAM is developed by using 2 /spl mu/m rule VLSI fabrication technology and low power circuit technology. The 2 /spl mu/m rule VLSI fabrication technology is achieved by improving various aspects of the ultraviolet photolithographic, thin-gate oxidation, arsenic ion implantation, and multilevel interconnection processes. Microminiaturization of the device structure has made the voltage requirements for its MOST threshold voltage and DC supply voltages low. A highly sensitive and low power dissipating sense circuit has been developed for the VLSI RAM. A new level-detecting circuit with a logic threshold which is independent of MOST threshold voltage is proposed. A dynamic address-buffer circuit is also shown. The fabricated 64K RAM has 200 ns of access time, 370 ns of minimum cycle time, and 150 mW of power dissipation under typical supply voltage conditions of V/SUB DD/=7 V and V/SUB BB/=-2 V.Keywords
This publication has 12 references indexed in Scilit:
- Single transistor MOS RAM using a short-channel MOS transistorIEEE Journal of Solid-State Circuits, 1978
- (Invited) A 64K MOS RAM DesignJapanese Journal of Applied Physics, 1978
- Formation of Silicon Nitride at a Si ‐ SiO2 Interface during Local Oxidation of Silicon and during Heat‐Treatment of Oxidized Silicon in NH 3 GasJournal of the Electrochemical Society, 1976
- A 16K dynamic RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1976
- Peripheral circuits for one-transistor cell MOS RAM'sIEEE Journal of Solid-State Circuits, 1975
- Design of a high-performance 1024-B switched capacitor p-channel IGFET memory chipIEEE Journal of Solid-State Circuits, 1973
- A 1-mil/SUP 2/ single-transistor memory cell in n silicon-gate technologyIEEE Journal of Solid-State Circuits, 1973
- An 8K B random-access memory chip using the one-device FET cellIEEE Journal of Solid-State Circuits, 1973
- A TTL compatible 4096-bit N-channel RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- Stabilization of SiO2 Passivation Layers with P2O5IBM Journal of Research and Development, 1964