Impact of intrinsic channel resistance on noise performance of CMOS LNA

7 August 2002

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters

Vol. 23 (1) , 34-36
https://doi.org/10.1109/55.974804

Abstract

Channel resistance cannot be neglected for CMOS circuits that operate at radio frequency (RF), especially for a low noise amplifier (LNA), which is a very important block in CMOS RF transceivers. The impact of channel resistance on the noise performance of an LNA is thoroughly studied and analyzed and new formulas are proposed systematically in this work. Furthermore, a revised noise figure optimization technique is discussed. Simulation results are also proposed. All of this work will be very instructive for the design of high-performance LNA.

Keywords

This publication has 7 references indexed in Scilit:

Impact of technology scaling on CMOS RF devices and circuits
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
Gate layout and bonding pad structure of a RF n-MOSFET for low noise performance
IEEE Electron Device Letters, 2000
SPICE simulation and tradeoffs of CMOS LNA performance with source-degeneration inductor
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
A robust and physical BSIM3 non-quasi-static transient and AC small-signal model for circuit simulation
IEEE Transactions on Electron Devices, 1998
Integrated circuit technology options for RFICs-present status and future directions
IEEE Journal of Solid-State Circuits, 1998
A 1.5-V, 1.5-GHz CMOS low noise amplifier
IEEE Journal of Solid-State Circuits, 1997
Approaches to Scaling
Published by Elsevier ,1989