A highly reliable sub-half-micron via and interconnect technology using Al alloy high-temperature sputter filling
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A technology using Al-Si-Cu alloy high-temperature sputter filling and a thin Ti underlayer to prevent Si from precipitating is discussed. Complete filling of a 0.15- mu m-diameter via with aspect ratio of 4.5 has been achieved. The resistance of the 0.3- mu m sputter filled via was 0.71 Omega . This is about one order of magnitude lower than that for a conventional via. The electromigration resistance of the 0.3- mu m filled via was found to be four orders of magnitude greater than that of the conventional vias. Superior stress-induced migration resistance of 0.5- mu m wide lines was confirmed.<>Keywords
This publication has 5 references indexed in Scilit:
- Planarized aluminum metallization for sub-0.5 mu m CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Interface microstructure of titanium thin-film/silicon single-crystal substrate correlated with electrical barrier heightsJournal of Applied Physics, 1991
- High Fidelity Direct‐Write Electron Beam Process for Trilayer Resist by Ion Shower TechnologyJournal of the Electrochemical Society, 1990
- Effect of stress in passivation layer on electromigration lifetime for viasPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- The properties of aluminum thin films sputter deposited at elevated temperaturesJournal of Vacuum Science & Technology A, 1988