Rapid thermal anneal induced effects in polycrystalline silicon gate structures
- 19 October 1987
- journal article
- research article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 51 (16) , 1251-1253
- https://doi.org/10.1063/1.98695
Abstract
Effects of dynamic temperature nonuniformities during rapid thermal anneal (RTA) cycles of layered structures have been investigated. Silicon gate capacitors (4000 Å, As doped, polycrystalline Si on 175 Å thermal oxide) were subjected to temperatures 450–1200 °C using incoherent radiation from W lamps. Capacitance-voltage measurements before and after RTA showed that due to RTA, interface traps were generated at temperatures as low as 600 °C, but that they were passivated by a standard post-metallization anneal. High-temperature RTA induced, in addition, a residual flatband voltage shift which was not removed by hydrogen anneal. The residual shift can be due to either a change in oxide fixed charges or changes in the characteristics of the polycrystalline Si gate. Faster temperature ramp rates increased the generation of interface traps confirming the dynamic nature of stress, but did not affect the residual shift.Keywords
This publication has 5 references indexed in Scilit:
- Effects of Rapid Thermal Processing on Thermal Oxides of SiliconMRS Proceedings, 1986
- Dependence of the work-function difference between the polysilicon gate and silicon substrate on the doping level in polysiliconIEEE Transactions on Electron Devices, 1985
- Junction leakage studies in rapid thermal annealed diodesApplied Physics Letters, 1984
- Barrier heights at the polycrystalline silicon-SiO2 interfaceJournal of Applied Physics, 1981
- Characteristics of the Surface-State Charge (Qss) of Thermally Oxidized SiliconJournal of the Electrochemical Society, 1967