Photoresist effects on wafer charging control: current-voltage characteristics measured with Charm-2 monitors during high-current As/sup +/ implantation
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Plasma flood system-physics of low energy electron generation, plasma coupling, electron transport and surface charge neutralization on waferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Beam-plasma concepts for wafer charging control during ion implantationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Enhanced ion implantation charging damage on thin gate oxide due to photoresistPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Influence of photoresist on wafer charging during high current arsenic implantPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Photoresist-enhanced wafer charging during high current ion implantationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Ion implantation damage in quarter micron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effect of resist patterning on gate oxide integrity in source/drain implantNuclear Instruments and Methods in Physics Research Section B: Beam Interactions with Materials and Atoms, 1985