A 50-mW/ch 2.5-Gb/s/ch Data Recovery Circuit for the SFI-5 Interface With Digital Eye-Tracking
- 30 March 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (4) , 613-621
- https://doi.org/10.1109/jssc.2004.824704
Abstract
This paper describes a 2.5-Gb/s/ch digital data recovery (DR) circuit for the SFI-5 interface. Although minimizing the circuit area has become critical in multibit interfaces such as the SFI-5, few studies have proposed a practical method of reducing the area of data recovery circuits. We introduce a digital-PLL-type DR circuit design with eye-tracking, which we developed to minimize the circuit area and power consumption without degrading tolerance against jitter. This novel method of data recovery enabled us to simplify the circuit design against process, voltage, and temperature variations. Design considerations on how to eliminate high-frequency jitter and how to track long-term wander are described. The design for 2.5-GHz clock distribution is also discussed. The area of the DR circuit, fabricated with 0.18-/spl mu/m SiGe BiCMOS technology, is 0.02 mm/sup 2//ch, and its power consumption is 50 mW/ch at 1.8 V. The measured tolerance against jitter at 2.5 Gb/s is 0.7 UI peak-to-peak, which satisfies the jitter specifications for the SFI-5.Keywords
This publication has 6 references indexed in Scilit:
- A 1.5V 86mW/ch 8-channel 622-3125Mb/s/ch CMOS serdes macrocell with selectable MUX/DEMUX ratioPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A 50-mW/ch 2.5-Gb/s/ch data recovery circuit for the SFI-5 interface using novel eye-tracking methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- 43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A CMOS multichannel 10-Gb/s transceiverIEEE Journal of Solid-State Circuits, 2003
- A 5-Gb/s 0.25-μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuitIEEE Journal of Solid-State Circuits, 2002
- A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital displayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002