A neuron-MOS neural network using self-learning-compatible synapse circuits

This publication has 34 references indexed in Scilit:

• A self-learning neural-network LSI using neuron MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An excellent weight-updating-linearity synapse memory cell for self-learning neuron MOS neural networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Superior Generalization Capability of Hardware-Learing Algorithm Developed for Self-Learning Neuron-MOS Neural Networks
  Japanese Journal of Applied Physics, 1995
• Hardware-backpropagation learning of neuron MOS neural networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Characteristics of floating gate device as analogue memory for neural networks
  Electronics Letters, 1991
• A self-learning neural network chip with 125 neurons and 10 K self-organization synapses
  IEEE Journal of Solid-State Circuits, 1991
• An analog neural network processor with programmable topology
  IEEE Journal of Solid-State Circuits, 1991
• Optimum design of dual-control gate cell for high-density EEPROM's
  IEEE Transactions on Electron Devices, 1985
• All-MOS charge redistribution analog-to-digital conversion techniques. I
  IEEE Journal of Solid-State Circuits, 1975
• Fowler-Nordheim Tunneling into Thermally Grown SiO2
  Journal of Applied Physics, 1969