A 128 Mb early prototype for gigascale single-electron memories
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 128Mb single-electron memory targets minimum-bit-cost technology. The cell has a double stacked structure, in which two cells are integrated in an ideal contact area, 4F/sup 2/. The cell-to-cell characteristics variations, the main difficulty in large scale integration, are compensated with the dummy-cell-referenced verified read/write.Keywords
This publication has 6 references indexed in Scilit:
- A room-temperature single-electron memory device using fine-grain polycrystalline siliconPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Single-electron-memory integrated circuit for giga-to-tera bit storagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4-level storage 4 Gb DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Verify: key to the stable single-electron-memory operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of Coulomb blockade on low-charge limit of memory devicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Room-temperature single-electron memoryIEEE Transactions on Electron Devices, 1994