A digital background calibration technique for time-interleaved analog-to-digital converters

This publication has 25 references indexed in Scilit:

• Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADC
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Analog background calibration of a 10 b 40 Msample/s parallel pipelined ADC
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 12 b 128 MSample/s ADC with 0.05 LSB DNL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An analog background calibration technique for time-interleaved analog-to-digital converters
  IEEE Journal of Solid-State Circuits, 1998
• Design and implementation of differential cascode voltage switch with pass-gate (DCVSPG) logic for high-performance digital systems
  IEEE Journal of Solid-State Circuits, 1997
• A 15-b, 5-Msample/s low-spurious CMOS ADC
  IEEE Journal of Solid-State Circuits, 1997
• Background digital calibration techniques for pipelined ADCs
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
• Distortion compensation for time-interleaved analog to digital converters
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• High-speed A/D conversion incorporating a QMF bank
  IEEE Transactions on Instrumentation and Measurement, 1992
• A 1-GHz 6-bit ADC system
  IEEE Journal of Solid-State Circuits, 1987