A 15-b, 5-Msample/s low-spurious CMOS ADC
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (12) , 1866-1875
- https://doi.org/10.1109/4.643645
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- A 15 b 5 MSample/s low-spurious CMOS ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Background digital calibration techniques for pipelined ADCsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOSIEEE Journal of Solid-State Circuits, 1996
- A 12-b, 10-MHz, 250-mW CMOS A/D converterIEEE Journal of Solid-State Circuits, 1996
- A 200 mW, 1 Msample/s, 16-b pipelined A/D converter with on-chip 32-b microcontrollerIEEE Journal of Solid-State Circuits, 1996
- A 10-b 20-Msample/s low-power CMOS ADCIEEE Journal of Solid-State Circuits, 1995
- A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converterIEEE Journal of Solid-State Circuits, 1995
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- Digital-domain calibration of multistep analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1992
- A 10-b 15-MHz CMOS recycling two-step A/D converterIEEE Journal of Solid-State Circuits, 1990