A power optimized 13-b 5 Msamples/s pipelined analog-to-digital converter in 1.2 μm CMOS

This publication has 16 references indexed in Scilit:

• 1.2 V mixed analog/digital circuits using 0.3 μm CMOS LSI technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design considerations for low-power, high-speed CMOS analog/digital converters
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC
  IEEE Journal of Solid-State Circuits, 1995
• A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC
  IEEE Journal of Solid-State Circuits, 1993
• A 15-b 1-Msample/s digitally self-calibrated pipeline ADC
  IEEE Journal of Solid-State Circuits, 1993
• A 10-b 20-Msample/s analog-to-digital converter
  IEEE Journal of Solid-State Circuits, 1992
• Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Digital-domain calibration of multistep analog-to-digital converters
  IEEE Journal of Solid-State Circuits, 1992
• Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range
  IEEE Journal of Solid-State Circuits, 1984
• An improved frequency compensation technique for CMOS operational amplifiers
  IEEE Journal of Solid-State Circuits, 1983