Design considerations for low-power, high-speed CMOS analog/digital converters
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A 95 mW, 10 b 15 MHz low-power CMOS ADC using analog double-sampled pipelining schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 10-bit, 20-MS/s, 35-mW pipeline A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- An experimental 1.5-V 64-Mb DRAMIEEE Journal of Solid-State Circuits, 1991
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991