A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecture
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 495-498
- https://doi.org/10.1109/cicc.1994.379675
Abstract
The design of a low-power, 10-bit 40-Ms/s ADC integrated in 0.8-/spl mu/m multi-threshold CMOS is presented. This fully differential design employs a decimated parallel combination of single-bit and multi-bit per stage pipelined architectures to achieve this performance. The ADC, targeted for high resolution video terminals, dissipates 85-mW from 2.7-V supply, and occupies an area of 1.9 by 2.1-mm/sup 2/.Keywords
This publication has 7 references indexed in Scilit:
- A 95 mW, 10 b 15 MHz low-power CMOS ADC using analog double-sampled pipelining schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Numerical optimization-based synthesis of pipelined A/D convertersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOSIEEE Journal of Solid-State Circuits, 1993
- A 10 b 50 MHz pipelined CMOS A/D converter with S/HIEEE Journal of Solid-State Circuits, 1993
- A two-residue architecture for multistage ADCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- A 1-GHz 6-bit ADC systemIEEE Journal of Solid-State Circuits, 1987